HIGH GRADE Specification HIGH RELIABILITY series

I²C BUS Serial EEPROMs

Supply voltage 1.8V~5.5V
Operating temperature –40°C~+85°C type

BR24L01A-W, BR24L02-W, BR24L04-W, BR24L08-W, BR24L16-W, BR24L32-W, BR24L64-W

● Description

BR24L□□-W series is a serial EEPROM of I²C BUS interface method.

● Features

- Completely conforming to the world standard I²C BUS. All controls available by 2 ports of serial clock (SCL) and serial data (SDA)
- Other devices than EEPROM can be connected to the same port, saving microcontroller port
- 1.8 ~ 5.5V[*1] single power source action most suitable for battery use
- Page write mode useful for initial value write at factory shipment
- Highly reliable connection by Au pad and Au wire
- Auto erase and auto end function at data rewrite
- Low current consumption

   At write action (5V)   : 1.2mA (Typ.)[*2]

   At read action (5V)   : 0.2mA (Typ.)

   At standby action (5V)   : 0.1μA (Typ.)

- Write mistake prevention function

   Write (write protect) function added

   Write mistake prevention function at low voltage

- SOP8/SOP-J8/SSOP-B8/TSSOP-B8/MSOP8/TSSOP-B8J compact package [*3] [*4]
- Data rewrite up to 1,000,000 times
- Data kept for 40 years
- Noise filter built in SCL / SDA terminal
- Shipment data all address FFh

[*1] BR24L16-W, BR24L32-W : 1.7~5.5V
[*2] BR24L32-W, BR24L64-W: 1.5mA
[*3] BR24L32-W: SOP8/SOP-J8/
      SSOP-B8/TSSOP-B8
[*4] BR24L64-W: SOP8/SOP-J8

Page write

Number of pages	8 Byte	16 Byte	32 Byte
Product number	BR24L01A-W BR24L02-W	BR24L04-W BR24L08-W BR24L16-W	BR24L32-W BR24L64-W

● BR24L series

Capacity	Bit format	Type	Power source voltage	SOP8	SOP-J8	SSOP-B8	TSSOP-B8	MSOP8	TSSOP-B8J
1Kbit	128 × 8	BR24L01A-W	1.8 ~ 5.5V	●	●	●	●	●	●
2Kbit	256 × 8	BR24L02-W	1.8 ~ 5.5V	●	●	●	●	●	●
4Kbit	512 × 8	BR24L04-W	1.8 ~ 5.5V	●	●	●	●	●	●
8Kbit	1K × 8	BR24L08-W	1.8 ~ 5.5V	●	●	●	●	●	●
16Kbit	2K × 8	BR24L16-W	1.7 ~ 5.5V	●	●	●	●	●	●
32Kbit	4K × 8	BR24L32-W	1.7 ~ 5.5V	●	●	●	●		
64Kbit	8K × 8	BR24L64-W	1.8 ~ 5.5V	●	●				

Ver.B Oct.2005

● Absolute maximum ratings (Ta=25°C)

Parameter	Symbol	Limits		Unit
Impressed voltage	Vcc	-0.3 ~ +6.5		V
Permissible dissipation	Pd	450 (SOP8)	*1	mW
		450 (SOP-J8)	*2	
		300 (SSOP-B8)	*3	
		330 (TSSOP-B8)	*4	
		310 (MSOP8)	*5	
		310 (TSSOP-B8J)	*6	
Storage temperature range	Tstg	-65 ~ +125		°C
Action temperature range	Topr	-40 ~ +85		°C
Terminal voltage	-	-0.3 ~ Vcc+1.0		V

* When using at Ta = 25°C or higher, 4.5mW (*1, *2), 3.0mW (*3), 3.3mW (*4)
3.1mW (*5,*6) to be reduced per 1°C

● Recommended action conditions

Parameter	Symbol	Limits	Unit
Power source voltage	Vcc	1.8 ~ 5.5 *1	V
Input voltage	VIN	0 ~ Vcc	V

*1 BR24L16/L32-W : 1.7~5.5V

● Memory cell characteristics (Ta = 25°C, Vcc = 1.8 ~ 5.5V) *1

Parameter	Limits			Unit
	Min.	Typ.	Max.	
Number of data rewrite times *2	1,000,000	-	-	Times
Data hold years *2	40	-	-	Years

○ Shipment data all address FFh

*1 BR24L16/L32-W : 1.7~5.5V
*2 Not 100% TESTED

● Electrical characteristics
(Unless otherwise specified, Ta = -40 ~ +85°C, Vcc = 1.8 ~ 5.5V) *1

Parameter	Symbol	Limits			Unit	Conditions
		Min.	Typ.	Max.		
"HIGH" input voltage 1	V_{IH1}	0.7Vcc	-	Vcc+1.0 *2	V	2.5V≤Vcc≤5.5V
"LOW" input voltage 1	V_{IL1}	-0.3 *2	-	0.3Vcc	V	2.5V≤Vcc≤5.5V
"HIGH" input voltage 2	V_{IH2}	0.8Vcc	-	Vcc+1.0 *2	V	1.8V≤Vcc<2.5V
"LOW" input voltage 2	V_{IL2}	-0.3 *2	-	0.2Vcc	V	1.8V≤Vcc<2.5V
"HIGH" input voltage 3 *3	V_{IH3}	0.8Vcc	-	Vcc+1.0	V	1.7V≤Vcc<1.8V
"HIGH" input voltage 3 *4	V_{IH3}	0.9Vcc	-	Vcc+1.0	V	1.7V≤Vcc<1.8V
"LOW" input voltage 3 *2	V_{IL3}	-0.3	-	0.1Vcc	V	1.7V≤Vcc<1.8V
"LOW" output voltage 1	V_{OL1}	-	-	0.4	V	IOL=3.0mA, 2.5V≤Vcc≤5.5V, (SDA)
"LOW" output voltage 2	V_{OL2}	-	-	0.2	V	IOL=0.7mA, 1.7V≤Vcc<2.5V, (SDA)
Input leak current	I_{LI}	-1	-	1	µA	VIN=0V ~ Vcc
Output leak current	I_{LO}	-1	-	1	µA	Vout=0V~Vcc (SDA)
Current consumption at action	I_{CC1}	-	-	2.0 *5	mA	Vcc=5.5V, fSCL=400kHz, tWR=5ms, Byte write, page write
				3.0 *6		
	I_{CC2}	-	-	0.5	mA	Vcc=5.5V, fSCL=400kHz Random read, current read, sequential read
Standby current	I_{SB}	-	-	2.0	µA	Vcc=5.5V, SDA·SCL=Vcc, A0, A1, A2=GND, WP=GND

◎ Radiation resistance design is not made.

*1 BR24L16/L32-W : 1.7~5.5V
*2 BR24L16/L32-W
*3 BR24L16-W
*4 BR24L32-W
*5 BR24L01A/L02/L04/L08/L16-W
*6 BR24L32/L64-W

■ FAST-MODE and STANDARD-MODE

FAST-MODE and STANDARD-MODE are of same actions, and mode is not changed. They are distinguished by action speeds. 100kHz action is called STANDARD-MODE, and 400kHz action is called FAST-MODE. This action frequency is the maximum action frequency, so 100kHz clock may be used in FAST-MODE. When power source voltage goes down, action at high speed is not carried out, therefore, at Vcc = 2.5V ~ 5.5V, 400kHz, namely, action is made in FASTMODE. (Action is made also in STANDARD-MODE) Vcc = 1.8V ~ 2.5V is only action in 100kHz STANDARD-MODE.

● Action timing characteristics
(Unless otherwise specified, Ta=-40 ~ +85°C, Vcc=1.8 ~ 5.5V) *1

Parameter	Symbol	FAST-MODE 2.5V≤Vcc≤5.5V			STANDARD-MODE 1.8V≤Vcc≤5.5V			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	
SCL frequency	fSCL	-	-	400	-	-	100	kHz
Data clock "HIGH" time	tHIGH	0.6	-	-	4.0	-	-	µs
Data clock "LOW" time	tLOW	1.2	-	-	4.7	-	-	µs
SDA,SCL rise time *2	tR	-	-	0.3	-	-	1.0	µs
SDA,SCL fall time *2	tF	-	-	0.3	-	-	0.3	µs
Start condition hold time	tHD:STA	0.6	-	-	4.0	-	-	µs
Start condition setup time	tSU:STA	0.6	-	-	4.7	-	-	µs
Input data hold time	tHD:DAT	0	-	-	0	-	-	ns
Input data setup time	tSU:DAT	100	-	-	250	-	-	ns
Output data delay time	tPD	0.1	-	0.9	0.2	-	3.5	µs
Output data hold time	tDH	0.1	-	-	0.2	-	-	µs
Stop condition setup time	tSU:STO	0.6	-	-	4.7	-	-	µs
Bus release time before transfer start	tBUF	1.2	-	-	4.7	-	-	µs
Internal write cycle time	tWR	-	5	-	-	5	-	ms
Noise removal valid period (SDA, SCL terminal)	tI	-	0.1	-	-	0.1	-	µs
WP hold time	tHD:WP	0	-	-	0	-	-	ns
WP setup time	tSU:WP	0.1	-	-	0.1	-	-	µs
WP valid time	tHIGH:WP	1.0	-	-	1.0	-	-	µs

*1 BR24L16/L32-W : 1.7~5.5V
*2 Not 100% tested.

● Sync data input / output timing

○ Input read at the rise edge of SCL
○ Data output in sync with the fall of SCL

Fig.1-(a) Sync data input / output timing


Fig.1-(b) Start - stop bit timing

Fig.1-(c) Write cycle timing

Fig.1-(d) WP timing at write execution

○ At write execution, in the area from the DO taken clock rise of the first DATA (1), to tWR, set WP = "LOW".
○ By setting WP "HIGH" in the area, write can be cancelled.
When it is set WP = "HIGH" during tWR, write is forcibly ended, and data of address under access is not guaranteed, therefore write it once again.

Fig.1-(e) WP timing at write cancel

● Block diagram

*1 7bit : BR24L01A-W
    8bit : BR24L02-W
    9bit : BR24L04-W
    10bit : BR24L08-W
    11bit : BR24L16-W
    12bit : BR24L32-W
    13bit : BR24L64-W

*2 A0=N.C.   : BR24L04-W
    A0, A1=N.C.   : BR24L08-W
    A0, A1=N.C. A2=Don't Use : BR24L16-W

Fig.2 Block diagram

● Pin assignment and description

Terminal name	Input / output	Function						
		BR24L01A-W	BR24L02-W	BR24L04-W	BR24L08-W	BR24L16-W	BR24L32-W	BR24L64-W
Vcc	-	Connect the power source.						
GND	-	Reference voltage of all input / output, 0V						
A0	Input	Slave address setting	Slave address setting	Not connected	Not connected	Not connected	Slave address setting	Slave address setting
A1	Input	Slave address setting	Slave address setting	Slave address setting	Not connected	Not connected	Slave address setting	Slave address setting
A2	Input	Slave address setting	Slave address setting	Slave address setting	Slave address setting	Not used	Slave address setting	Slave address setting
SCL	Input	Serial clock input						
SDA	Input/ output	Slave and word address, Serial data input serial data output						
WP	Input	Write protect terminal						

● Characteristic data (The following values are Typ. ones.)

Fig.3 H input voltage V$_{IH}$
(A0,A1,A2,SCL,SDA,WP)
*1

*1
BR24L16-W
No A0, A1, A2
BR24L08-W
No A0, A1
BR24L04-W
No A0

Fig.4 L input voltage V$_{IL}$
(A0,A1,A2,SCL,SDA,WP)
*1

Fig.5 L output voltage V$_{OL}$-I$_{OL}$(Vcc=1.8V)

Fig.6 L output voltage V$_{OL}$-I$_{OL}$(Vcc=2.5V)

Fig.7 Input leak current I$_{LI}$
(A0,A1,A2,SCL,WP)
*1

Fig.8 Output leak current I$_{LO}$ (SDA)

● Characteristic data


Fig.9 Consumption current at write action Icc1
(fSCL=400kHz)

Fig.10 Consumption current at write action Icc1
(fSCL=400kHz)

Fig.11 Consumption current at read action Icc2
(fSCL=400kHz)

Fig.12 Consumption current at write action Icc1
(fSCL=100kHz)

Fig.13 Consumption current at write action Icc1
(fSCL=100kHz)

Fig.14 Consumption current at read action Icc2
(fSCL=100kHz)


Fig.15 Standby current ISB

Fig.16 SCL frequency fSCL

Fig.17 Data clock "H" time tHIGH

Fig.18 Data clock "L" time tLOW


Fig.19 Start condition hold time tHD:STA


Fig.20 Start condition setup time tSU:STA


Fig.21 Input data hold time tHD:DAT(HIGH)


Fig.22 Input data hold time tHD:DAT(LOW)

Fig.23 Input data setup time tSU:DAT(HIGH)

● Characteristic data


Fig.24 Input data setup time $t_{SU:DAT}$(LOW)

Fig.25 "L" output data delay time t_{PD0}


Fig.26 "L" output data delay time t_{PD1}

Fig.27 Bus release time before transfer start t_{BUF}


Fig.28 Internal write cycle time t_{WR}

Fig.29 Noise removal valid time t_I (SCL H)


Fig.30 Noise removal valid time t_I (SCL L)

Fig.31 Noise removal valid time t_I (SDA H)

Fig.32 Noise removal valid time t_I (SDA L)


Fig.33 WP setup time $t_{SU:WP}$

Fig.34 WP valid time $t_{HIGH:WP}$

●I2C BUS communication

○ I²C BUS data communication

I²C BUS data communication starts by start condition input, and ends by stop condition input. Data is always 8bit long, and acknowledge is always required after each byte.

I²C BUS carries out data transmission with plural devices connected by 2 communication lines of serial data (SDA) and serial clock (SCL).

Among devices, there are "master" that generates clock and control communication start and end, and "slave" that is controlled by addresses peculiar to devices.

EEPROM becomes "slave". And the device that outputs data to bus during data communication is called "transmitter", and the device that receives data is called "receiver".

Fig.35 Data transfer timing

○ Start condition (start bit recognition)
  • Before executing each command, start condition (start bit) where SDA goes from "HIGH" down to "LOW" when SCL is "HIGH" is necessary.
  • This IC always detects whether SDA and SCL are in start condition (start bit) or not, therefore, unless this condition is satisfied, any command is executed.

○ Stop condition (stop bit recognition)
  • Each command can be ended by SDA rising from "LOW" to "HIGH" when stop condition (stop bit), namely, SCL is "HIGH"

○ Acknowledge (ACK) signal
  • This acknowledge (ACK) signal is a software rule to show whether data transfer has been made normally or not. In master and slave, the device (μ-COM at slave address input of write command, read command, and this IC at data output of read command) at the transmitter (sending) side releases the bus after output of 8bit data.
  • The device (this IC at slave address input of write command, read command, and μ-COM at data output of read command) at the receiver (receiving) side sets SDA "LOW" during 9 clock cycles, and outputs acknowledge signal (ACK signal) showing that it has received the 8bit data.
  • This IC, after recognizing start condition and slave address (8bit), outputs acknowledge signal (ACK signal) "LOW".
  • Each write action outputs acknowledge signal (ACK signal) "LOW", at receiving 8bit data (word address and write data).
  • Each read action outputs 8bit data (read data), and detects acknowledge signal (ACK signal) "LOW".
  • When acknowledge signal (ACK signal) is detected, and stop condition is not sent from the master (μ-COM) side, this IC continues data output. When acknowledge signal (ACK signal) is not detected, this IC stops data transfer, and recognizes stop condition (stop bit), and ends read action.
    And this IC gets in standby status.

○ Device addressing
  • Output slave address after start condition from master.
  • The significant 4 bits of slave address are used for recognizing a device type.
    The device code of this IC is fixed to "1010".
  • Next slave addresses (A2 A1 A0 --- device address) are for selecting devices, and plural ones can be used on a same bus according to the number of device addresses.
  • The most insignificant bit (R/$\overline{W}$ --- READ/$\overline{WRITE}$) of slave address is used for designating write or read action, and is as shown below.

Setting R/$\overline{W}$ to 0 --- write (setting 0 to word address setting of random read)
Setting R/$\overline{W}$ to 1 --- read

Type	Slave address								Maximum number of connected buses
BR24L01A-W	1	0	1	0	A2	A1	A0	R/$\overline{W}$	8
BR24L02-W	1	0	1	0	A2	A1	A0	R/$\overline{W}$	8
BR24L04-W	1	0	1	0	A2	A1	PS	R/$\overline{W}$	4
BR24L08-W	1	0	1	0	A2	P1	P0	R/$\overline{W}$	2
BR24L16-W	1	0	1	0	P2	P1	P0	R/$\overline{W}$	1
BR24L32-W	1	0	1	0	A2	A1	A0	R/$\overline{W}$	8
BR24L64-W	1	0	1	0	A2	A1	A0	R/$\overline{W}$	8

PS, P0 ~ P2 are page select bits.

Note) Up to 4 units of BR24L04-W, up to 2 units of BR24L08-W, and one unit of BR24L16-W can be connected.
Device address is set by "H" and "L" of each pin of A0, A1, and A2.

Pin assignment:
A0 — 1, Vcc — 8
A1 — 2, WP — 7
A2 — 3, SCL — 6
GND — 4, SDA — 5

BR24L01A-W / BR24L02-W / BR24L04-W / BR24L08-W / BR24L16-W / BR24L32-W / BR24L64-W

● Command

○ Write cycle

- Arbitrary data is written to EEPROM. When to write only 1 byte, byte write is normally used, and when to write continuous data of 2 bytes or more, simultaneous write is possible by page write cycle. The maximum number of write bytes is specified per device of each capacity.
Up to 32 arbitrary bytes can be written. (In the case of BR24L32 / L64-W)


*1 As for WA7, BR24L01A-W becomes Don't Care.

Fig.36 Byte write cycle (BR24L01A/02/04/08/16-W)

*1 As for WA12, BR24L32-W becomes Don't care.

Fig.37 Byte write cycle (BR24L32/64-W)


*1 As for WA7, BR24L01A-W becomes Don't Care.
*2 As for BR24L01A/L02-W becomes (n+7).

Fig.38 Page write cycle (BR24L01A/02/04/08/16-W)

*1 As for WA12, BR24L32-W becomes Don't care.

Fig.39 Page write cycle (BR24L32/64-W)

- Data is written to the address designated by word address (n-th address).
- By issuing stop bit after 8bit data input, write to memory cell inside starts.
- When internal write is started, command is not accepted for tWR (5ms at maximum).
- By page write cycle, the following can be written in bulk: Up to 8 bytes (BR24L01A-W, BR24L02-W)
  Up to 16 bytes (BR24L04-W, BR24L08-W, BR24L16-W)
  Up to 32 bytes (BR 24L32-W, BR24L64-W)

And when data of the maximum bytes or higher is sent, data from the first byte is overwritten.
(Refer to "Internal address increment" of "Notes on page write cycle" in P8/16.)

- As for page write cycle of BR24L01A-W and BR24L02-W, after the significant 5 bits (4 significant bits in BR24L01-W) of word address are designated arbitrarily, and as for page write command of BR24L04-W, BR24L08-W, and BR24L16-W, after page select bit (PS) of slave address is designated arbitrarily, by continuing data input of 2 bytes or more, the address of insignificant 4 bits (insignificant 3 bits in BR24L01A-W, and BR24L02-W) is incremented internally, and data up to 16 bytes (up to 8 bytes in BR24L01A-W and BR24L02-W) can be written.
- As for page write cycle of BR24L32-W and BR24L64-W, after the significant 7 bits (in the case of BR24L32-W) of word address, or the significant 8 bits (in the case of BR24L64-W) of word address are designated arbitrarily, by continuing data input of 2 bytes or more, the address of insignificant 5 bits is incremented internally, and data up to 32 bytes can be written.

Note)

*1 In BR24L16-W, A2 becomes P2.
*2 In BR24L08-W, BR24L16-W, A1 becomes P1.
*3 In BR24L04-W, A0 becomes PS, and in BR24L08-W and BR24L16-W, A0 becomes P0.

Fig.40 Difference of slave address of each type

○Notes on write cycle continuous input

At STOP (stop bit), write starts.

*1 BR24L01A-W becomes Don't Care.
*2 BR24L04W-W, BR24L08-W, and BR24L16-W become (n + 15).
*3 BR24L32-W and BR24L64-W become (n + 31).

Fig.41 Page write cycle

Note)

| 1 | 0 | 1 | 0 | A2 A1 A0 |

*1 In BR24L16-W, A2 becomes P2.
*2 In BR24L08-W, BR24L16-W, A1 becomes P1.
*3 In BR24L04-W, A0 becomes PS, and in BR24L08-W and BR24L16-W, A0 becomes P0.

Fig.42 Difference of each type of slave address

○Notes on page write cycle

List of numbers of page write

Number of pages	8 Byte	16 Byte	32 Byte
Product number	BR24L01A-W BR24L02-W	BR24L04-W BR24L08-W BR24L16-W	BR24L32-W BR24L64-W

The above numbers are maximum bytes for respective types. Any bytes below these can be written.

In the case of BR24L02-W, 1 page = 8 bytes, but the page write cycle write time is 5ms at maximum for 8byte bulk write.
It does not stand 5ms at maximum x 8 bytes = 40ms (Max.).

○ Internal address increment
Page write mode (in the case of BR24L02-W)

Significant bit is fixed.
No digit up

For example, when it is started from address 06h, therefore, increment is made as below,
06h → 07h → 00h → 01h ---, which please note.
* 06h --- 06 in hexadecimal, therefore, 00000110 becomes a binary number.

○Write protect terminal (WP)

• Write protect function (WP)
When WP terminal is set Vcc (H level), data rewrite of all addresses is prohibited. When it is set GND (L level), data rewrite of all addresses is enabled. Be sure to connect this terminal to Vcc or GND, or control it to H level or L level. Do not use it open.
At extremely low voltage at power ON/OFF, by setting the WP terminal "H", mistake write can be prevented.
During tWR, set the WP terminal always to "L". If it is set "H", write is forcibly terminated.

● Command

○ Read cycle

Data of EEPROM is read. In read cycle, there are random read cycle and current read cycle.

Random read cycle is a command to read data by designating address, and is used generally.

Current read cycle is a command to read data of internal address register without designating address, and is used when to verify just after write cycle. In both the read cycles, sequential read cycle is available, and the next address data can be read in succession.


It is necessary to input "H" to the last ACK.

*1 As for WA7, BR24L01A-W become Don't care.

Fig.43 Random read cycle (BR24L01A/02/04/08/16-W)

*1 As for WA12, BR24L32-W become Don't care.

Fig.44 Random read cycle (BR24L32/64-W)

It is necessary to input "H" to the last ACK.

Fig.45 Current read cycle

It is necessary to input "H" to the last ACK.

Fig.46 Sequential read cycle (in the case of current read cycle)

- In random read cycle, data of designated word address can be read.
- When the command just before current read cycle is random read cycle, current read cycle (each including sequential read cycle), data of incremented last read address (n-th) address, i.e., data of the (n+1)-th address is output.
- When ACK signal "LOW" after D0 is detected, and stop condition is not sent from the master (μ-COM) side, the next address data can be read in succession.
- Read cycle is ended by stop condition where "H" is input to ACK signal after D0 and SDA signal is started at SCL signal "H".
- When "H" is not input to ACK signal after D0, sequential read gets in, and the next data is output.
  Therefore, read command cycle cannot be ended. When to end read command cycle, be sure input stop condition to input "H" to ACK signal after D0, and to start SDA at SCL signal "H".
- Sequential read is ended by stop condition where "H" is input to ACK signal after arbitrary D0 and SDA is started at SCL signal "H".

Note)

*1 In BR24L16-W, A2 becomes P2.
*2 In BR24L08-W, BR24L16-W, A1 becomes P1.
*3 In BR24L04-W, A0 becomes PS, and in BR24L08-W and BR24L16-W, A0 becomes P0.

Fig.47 Difference of slave address of each type

● Software reset

Software reset is executed when to avoid malfunction after power on, and to reset during command input. Software reset has several kinds, and 3 kinds of them are shown in the figure below. (Refer to Fig. 48 (a), Fig. 48 (b) and Fig. 48 (c).) In dummy clock input area, release the SDA bus ("H" by pull up). In dummy clock area, ACK output and read data "0" (both "L" level) may be output from EEPROM, therefore, if "H" is input forcibly, output may conflict and over current may flow, leading to instantaneous power failure of system power source or influence upon devices.

Fig.48-(a) The case of dummy clock + START + START + command input

Fig.48-(b) The case of START + 9 dummy clocks + START + command input

Fig.48-(c) START × 9 + command input

*   Start normal command from START input.

● Acknowledge polling

During internal write execution, all input commands are ignored, therefore ACK is not sent back. During internal automatic write execution after write cycle input, next command (slave address) is sent, and if the first ACK signal sends back "L", then it means end of write action, while if it sends back "H", it means now in writing. By use of acknowledge polling, next command can be executed without waiting for $t_{WR} = 5ms$.

When to write continuously, $R/\overline{W} = 0$, when to carry out current read cycle after write, slave address $R/\overline{W} = 1$ is sent, and if ACK signal sends back "L", then execute word address input and data output and so forth.


Fig.49 Case to continuously write by acknowledge polling

● WP valid timing (write cancel)

WP is usually fixed to "H" or "L", but when WP is used to cancel write cycle and so forth, pay attention to the following WP valid timing. During write cycle execution, in cancel valid area, by setting WP = "H", write cycle can be cancelled. In both byte write cycle and page write cycle, the area from the first start condition of command to the rise of clock to taken in D0 of data (in page write cycle, the first byte data) is cancel invalid area.

WP input in this area becomes Don't care. Set the setup time to rise of D0 taken SCL 100ns or more. The area from the rise of SCL to take in D0 to the end of internal automatic write (tWR) is cancel valid area. And, when it is set WP = "H" during tWR, write is ended forcibly, data of address under access is not guaranteed, therefore, write it once again. (Refer to Fig. 50.) After execution of forced end by WP, standby status gets in, so there is no need to wait for tWR (5ms at maximum).

Fig.50 WP valid timing

● Command cancel by start condition and stop condition

During command input, by continuously inputting start condition and stop condition, command can be cancelled. (Refer to Fig. 51.) However, in ACK output area and during data read, SDA bus may output "L", and in this case, start condition and stop condition cannot be input, so reset is not available. Therefore, execute software reset. And when command is cancelled by start, stop condition, during random read cycle, sequential read cycle, or current read cycle, internal setting address is not determined, therefore, it is not possible to carry out current read cycle in succession. When to carry out read cycle in succession, carry out random read cycle.


Fig.51 Case of cancel by start, stop condition during slave address input

● I/O peripheral circuit

○ Pull up resistance of SDA terminal

SDA is NMOS open drain, so requires pull up resistance. As for this resistance value (R_{PU}), select an appropriate value to this resistance value from microcontroller V_{IL}, I_L, and V_{OL} - I_{OL} characteristics of this IC. If R_{PU} is large, action frequency is limited. The smaller the R_{PU}, the larger the consumption current at action.

○ Maximum value of R_{PU}

The maximum value of R_{PU} is determined by the following factors.

(1) SDA rise time to be determined by the capacity (C_{BUS}) of bus line of R_{PU} and SDA should be t_R or below.
And AC timing should be satisfied even when SDA rise time is late.

(2) The bus electric potential Ⓐ to be determined by input leak total (I_L) of device connected to bus at output of "H" to SDA bus and R_{PU} should sufficiently secure the input "H" level (V_{IH}) of microcontroller and EEPROM including recommended noise margin $0.2V_{CC}$.

$$V_{CC} - I_L R_{PU} - 0.2V_{CC} \geq V_{IH}$$

$$\therefore R_{PU} = \frac{0.8V_{CC} - V_{IH}}{I_L}$$

Ex.) When V_{CC} = 3V, I_L = 10μA, V_{IH} = $0.7V_{CC}$, from (2)

$$R_{PU} \leq \frac{0.8 \times 3 - 0.7 \times 3}{10 \times 10^{-6}}$$

$$\leq 300[k\ ]$$


Fig.52 I/O circuit diagram

○ Minimum value of Rpu

The minimum value of Rpu is determined by the following factors.

(1) When IC outputs LOW, it should be satisfied that V_{OLMAX} = 0.4V and I_{OLMAX} = 3mA.

$$\frac{V_{CC} - V_{OL}}{R_{PU}} \leq I_{OL} \qquad \therefore R_{PU} \geq \frac{V_{CC} - V_{OL}}{I_{OL}}$$

(2) V_{OLMAX} = 0.4V should secure the input "L" level (V_{IL}) of microcontroller and EEPROM including recommended noise margin $0.1V_{CC}$.

$$V_{OLMAX} \leq V_{IL} - 0.1V_{CC}$$

Ex.) When V_{CC} = 3V, V_{OL} = 0.4V, I_{OL} = 3mA, microcontroller, EEPROM V_{IL} = $0.3V_{CC}$

From (1), $$R_{PU} \geq \frac{3 - 0.4}{3 \times 10^{-3}}$$

$$\geq 867[\ ]$$

And $$V_{OL} = 0.4[V]$$
$$V_{IL} = 0.3 \times 3$$
$$= 0.9[V]$$

Therefore, the condition (2) is satisfied.

○ Pull up resistance of SCL terminal

When SCL control is made at CMOS output port, there is no need, but in the case there is timing where SCL becomes "Hi-Z", add a pull up resistance. As for the pull up resistance, one of several k ~ several ten k is recommended in consideration of drive performance of output port of microcontroller.

● A0, A1, A2, WP process

○ Process of device address terminals (A0, A1, A2)

Check whether the set device address coincides with device address input sent from the master side or not, and select one among plural devices connected to a same bus. Connect this terminal to pull up or pull down, or Vcc or GND. And, pins (N, C, PIN) not used as device address may be set to any of "H", "L", and "Hi-Z".

Types with N.C. PIN	BR24L16/F/FJ/FV/FVT/FVM/FVJ-W	A0、A1、A2
	BR24L08/F/FJ/FV/FVT/FVM/FVJ-W	A0、A1
	BR24L04/F/FJ/FV/FVT/FVM/FVJ-W	A0

○ Process of WP terminal

WP terminal is the terminal that prohibits and permits write in hardware manner. In "H" status, only READ is available and WRITE of all addresses is prohibited. In the case of "L", both are available. In the case to use it as an ROM, it is recommended to connect it to pull up or Vcc. In the case to use both READ and WRITE, control WP terminal or connect it to pull down or GND.

●Cautions on microcontroller connection

○Rs

In I²C BUS, it is recommended that SDA port is of open drain input /output. However, when to use CMOS input / output of tri state to SDA port, insert a series resistance Rs between the pull up resistance Rpu and the SDA terminal of EEPROM. This controls over current that occurs when PMOS of the microcontroller and NMOS of EEPROM are turned ON simultaneously. Rs also plays the role of protection of SDA terminal against surge. Therefore, even when SDA port is open drain input / output, Rs can be used.

Fig.53 I/O circuit diagram

Fig.54 Input / output collision timing

○Maximum value of Rs

The maximum value of Rs is determined by the following relations.

(1) SDA rise time to be determined by the capacity (CBUS) of bus line of Rpu and SDA should be tR or below.
And AC timing should be satisfied even when SDA rise time is late.

(2) The bus electric potential $\textcircled{A}$ to be determined by Rpu and Rs at the moment when EEPROM outputs "L" to SDA bus should sufficiently secure the input "L" level (V_{IL}) of microcontroller including recommended noise margin 0.1Vcc.

Fig.55 I/O circuit diagram

$$\frac{(V_{CC}-V_{OL}) \times R_S}{R_{PU}+R_S} + V_{OL}+0.1V_{CC} \leq V_{IL}$$

$$\therefore R_S \leq \frac{V_{IL}-V_{OL}-0.1V_{CC}}{1.1V_{CC}-V_{IL}} \times R_{PU}$$

Example) When Vcc = 3V, V_{IL} = 0.3Vcc, V_{OL} = 0.4V, R_{PU} = 20k ,

from (2),

$$R_S \leq \frac{0.3\times3-0.4-0.1\times3}{1.1\times3-0.3\times3} \times 20\times10^3$$

$$\leq 1.67 \text{ [k}\quad]$$

○Minimum value of Rs

The minimum value of Rs is determined by over current at bus collision. When over current flows, noises in power source line, and instantaneous power failure of power source may occur. When allowable over current is defined as I, the following relation must be satisfied. Determine the allowable current in consideration of impedance of power source line in set and so forth. Set the over current to EEPROM 10mA or below.

Fig.56 I/O circuit diagram

$$\frac{V_{CC}}{R_S} \leq I$$

$$\therefore R_S \geq \frac{V_{CC}}{I}$$

Example) When Vcc = 3V, I = 10mA,

$$R_S \geq \frac{3}{10\times10^{-3}}$$

$$\geq 300 \text{ [}\quad]$$

● I^{2}C BUS input / output circuit

○ Input (A0, A2, SCL)

Fig.57 Input pin circuit diagram

○ Input / output (SDA)

Fig.58 Input / output pin circuit diagram

○ Input (A1, WP)

Fig.59 Input pin circuit diagram

● Notes on power ON

At power on, in IC internal circuit and set, Vcc rises through unstable low voltage area, and IC inside is not completely reset, and malfunction may occur. To prevent this, functions of POR circuit and LVCC circuit are equipped. To assure the action, observe the following conditions at power on.

1. Set SDA = "H" and SCL = "L" or "H".

2. Start power source so as to satisfy the recommended conditions of tR, tOFF, and Vbot for operating POR circuit.

Recommended conditions of tR, tOFF, Vbot

tR	tOFF	Vbot
10ms or below	10ms or higher	0.3V or below
100ms or below	10ms or higher	0.2V or below

Fig.60 Rise waveform diagram

3. Set SDA and SCL so as not to become "Hi-Z".
    When the above conditions 1 and 2 cannot be observed, take the following countermeasures.

    a) In the case when the above condition 1 cannot be observed. When SDA becomes "L" at power on.
        →Control SCL and SDA as shown below, to make SCL and SDA, "H" and "H".

Fig.61 When SCL = "H" and SDA = "L"   Fig.62 When SCL = "H" and SDA = "L"

   b) In the case when the above condition 2 cannot be observed.
       →After power source becomes stable, execute software reset (P10).

   c) In the case when the above conditions 1 and 2 cannot be observed.
       →Carry out a), and then carry out b).

● Low voltage malfunction prevention function

LVCC circuit prevents data rewrite action at low power, and prevents wrong write. At LVCC voltage (Typ. = 1.2V) or below, it prevent data rewrite.

● Vcc noise countermeasures

○Bypass capacitor
When noise or surge gets in the power source line, malfunction may occur, therefore, for removing these, it is recommended to attach a by pass capacitor (0.1μF) between IC Vcc and GND. At that moment, attach it as close to IC as possible.
And, it is also recommended to attach a bypass capacitor between board Vcc and GND.

● Cautions on use

(1) Described numeric values and data are design representative values, and the values are not guaranteed.
(2) We believe that application circuit examples are recommendable, however, in actual use, confirm characteristics further sufficiently. In the case of use by changing the fixed number of external parts, make your decision with sufficient margin in consideration of static characteristics and transition characteristics and fluctuations of external parts and our LSI.
(3) Absolute maximum ratings
    If the absolute maximum ratings such as impressed voltage and action temperature range and so forth are exceeded, LSI may be destructed. Do not impress voltage and temperature exceeding the absolute maximum ratings. In the case of fear exceeding the absolute maximum ratings, take physical safety countermeasures such as fuses, and see to it that conditions exceeding the absolute maximum ratings should not be impressed to LSI.
(4) GND electric potential
    Set the voltage of GND terminal lowest at any action condition. Make sure that each terminal voltage is lower than that of GND terminal.
(5) Thermal design
    In consideration of permissible loss in actual use condition, carry out heat design with sufficient margin.
(6) Terminal to terminal shortcircuit and wrong packaging
    When to package LSI onto a board, pay sufficient attention to LSI direction and displacement. Wrong packaging may destruct LSI. And in the case of shortcircuit between LSI terminals and terminals and power source, terminal and GND owing to foreign matter, LSI may be destructed.
(7) Use in a strong electromagnetic field may cause malfunction, therefore, evaluate design sufficiently.

● Selection of order type

| B | R | 2 | 4 | L | 0 | 1 | F | - | W | E | 2 |

ROHM type name — BR

BUS type
24 : I²C

Operating temperature
L : −40℃～+85℃
H : −40℃～+125℃

Capacity
01 = 1K
02 = 2K
04 = 4K
08 = 8K
16 =16K
32 =32K
64 =64K

Package
F : SOP8
FJ : SOP-J8
FV : SSOP-B8
FVT : TSSOP-B8
FVM : MSOP8
FVJ : TSSOP-B8J

Double cell

Package specifications
E2 : reel shape emboss taping
TR : reel shape emboss taping
(MSOP8 package only)

● Package specifications

SOP8/SOP-J8/SSOP-B8/TSSOP-B8/TSSOP-B8J

<External appearance>
• SOP8   • SOP-J8   • SSOP-B8   • TSSOP-B8   • TSSOP-B8J

(Unit : mm)

<Package specifications>

Package type	Emboss taping
Package quantity	2500pcs
Package direction	E2
	(When the reel is gripped by the left hand, and the tape is pulled out by the right hand, No.1 pin of the product is at the left top.)

Reel   Pin No.1   Pulling side

* For ordering, specify a number of multiples of the package quantity.

MSOP8

<External appearance>

(Unit : mm)

<Package specifications>

Package type	Emboss taping
Package quantity	3000pcs
Package direction	TR
	(When the reel is gripped by the left hand, and the tape is pulled out by the right hand, No.1 pin of the product is at the right top.)

Reel   Pin No.1   Pulling side

* For ordering, specify a number of multiples of the package quantity.

Notes

- No technical content pages of this document may be reproduced in any form or transmitted by any means without prior permission of ROHM CO.,LTD.
- The contents described herein are subject to change without notice. The specifications for the product described in this document are for reference only. Upon actual use, therefore, please request that specifications to be separately delivered.
- Application circuit diagrams and circuit constants contained herein are shown as examples of standard use and operation. Please pay careful attention to the peripheral conditions when designing circuits and deciding upon circuit constants in the set.
- Any data, including, but not limited to application circuit diagrams information, described herein are intended only as illustrations of such devices and not as the specifications for such devices. ROHM CO.,LTD. disclaims any warranty that any use of such devices shall be free from infringement of any third party's intellectual property rights or other proprietary rights, and further, assumes no liability of whatsoever nature in the event of any such infringement, or arising from or connected with or related to the use of such devices.
- Upon the sale of any such devices, other than for buyer's right to use such devices itself, resell or otherwise dispose of the same, no express or implied right or license to practice or commercially exploit any intellectual property rights or other proprietary rights owned or controlled by
- ROHM CO., LTD. is granted to any such buyer.
- Products listed in this document are no antiradiation design.

Thank you for your accessing to ROHM product informations.
More detail product informations and catalogs are available, please contact your nearest sales office.

ROHM Customer Support System

THE AMERICAS / EUPOPE / ASIA / JAPAN

www.rohm.com

Contact us : webmaster @ rohm.co.jp